Attorney Docket: 42390.15449

.

## **REMARKS and ARGUMENTS**

Applicants appreciate the Examiners attention to this application. Claims 1-37 are pending in the Application. All claims stand rejected under 35 U.S.C. § 103(a). A declaration under 37 C.F.R. § 1.131 was previously re-submitted on February 7, 2007 to disqualify one of the references as prior art. This response provides further specificity regarding the previously-submitted declaration. In addition, applicant is also submitting herewith a new version of the redacted Invention Disclosure Form.

## **Objections to Supplemental Declaration**

The Office Action suggests that the declaration filed by Applicants on February 7, 2007 under 37 CFR 1.131 is ineffective to overcome the Damron reference. Applicants maintain that the original declaration along with the Supplemental Declaration is effective to overcome the Damron reference. The Office Action specifically cites that claims 10 and 17 are not shown in the redacted Invention Disclosure Form (IDF), as section 4.3 subsection a could not be found due to accidental redaction from the previously submitted IDF. The newly submitted redacted IDF is identical to the previously submitted IDF except for section 4.3 subsection a is shown instead of being redacted. Below is included the evidence of conception section from the previous response with the same reference to section 4.3 for claims 10 and 17, as well as the addition of section 3.2 for claims 14, 23, and 30, as suggested by The Office Action.

Evidence of Conception. In the previous Advisory Action, the Examiner requests that Applicants clearly show how the Invention Disclosure Form ("IDF") proves conception by showing where each claim can be found in the document. The discussion below shows, in complete detail, that the inventors were in possession of the claimed invention prior to the

effective date. Although not exhaustive regarding every place in the IDF where each claim element is disclosed, the following discussion shows in sufficient detail <u>at least one place</u> in the IDF that conception of each claim element is disclosed.

Claim 1. In particular, the section entitled "1. Executive Summary" discloses first and second processors in the first figure of that section. In the second paragraph of such section, the Applicants demonstrate that they have possession of the conception of Speculative Precomputation, which involves a "main thread". It is obvious from this section that the main thread is a main thread instruction stream – for example, the section discloses that critical data are in the cache by the time they are "needed" (e.g., required as an input for an instruction in the main thread).

This discussion of Speculative Precomputation in the Executive Summary indicates a working knowledge of Speculative Precomputation, including a working knowledge that Speculative Precomputation involves "helper threads" that include a subset of the main thread instruction stream, where the subset includes the delinquent instruction. This implied knowledge is evidenced at the last paragraph of section 3.4. This paragraph refers to the helper thread, and how it is written to include the "delinquent loads of interest". See also Section 3, which states that "the helper threads are running prefetch slices, i.e., a subset of the main program." A "delinquent load" is understood, based on this implied knowledge of Speculative Precomputation, to be a load instruction that is predicted to miss in the cache.

The first figure in the Executive Summary discloses multiple processor cores with private caches (see second balloon from top on the left-hand side of the figure). The caches include private instruction caches (shown as "I" in the figure) and private data caches (shown as "D" in the figure).

The first figure in the Executive Summary further discloses a shared memory system – see "off-chip memory" and "on-chip Shared L3" in the figure. This shared memory is coupled to both the first and second processors (shown as shaded cores + private caches in the figure).

The second paragraph of the Executive Summary further discloses "helper-induced prefetches" to pre-fetch data into the cache.

The Executive Summary includes five numbered sub-paragraphs. In the first numbered sub-paragraph, it is disclosed that "when a miss from one core's cache is serviced by the shared cache." This is evidence of conception of "logic to retrieve, responsive to a miss of requested data for the delinquent instruction in the private cache of the second processor, the requested data from the shared memory system." (See Claim 1). Such sub-paragraph further states that "the data will be injected into all cores' private data caches." This statement is evidence of conception of "the logic to provide the requested data to the private data cache of the first processor." (See Claim 1).

<u>Claim 2</u>. First figure of the Executive Summary (see CMP chip package).

<u>Claim 3</u>. The first figure in the Executive Summary "on-chip Shared L3".

Claim 4. Executive Summary – "sharing occurs higher up in the hierarchy." See also, Section 2: "but CMP models have private lower level caches and only share memory resources at higher levels of the memory hierarchy." Use of the word "levels" in the plural form indicates more than one shared cache in the memory hierarchy.

<u>Claim 5</u>. First figure of the Executive summary, showing on-chip Shared L3 cache inside CMP chip package.

Claim 6. Section 3.1 – "when the higher level cache (such as shared L3) services a miss from one core's lower level private cache (such as private L2), it broadcasts that result data return to all helper cores."

<u>Claim 7</u>. First Figure of Executive Summary.

<u>Claim 8</u>. Section 3.1 – "when the higher level cache (such as shared L3) services a miss from one core's lower level private cache (such as private L2), it broadcasts that result data return to all helper cores."

<u>Claim 9</u>. Section 3.1 – return data from the cache is selectively multicast to a subset of the cores, i.e. distributing data from shared cache. Section 3.2 deals with distributing data between private caches.

<u>Claim 10</u>. 4.3, subsection a – helper threads are spawned by main thread in response to triggers, i.e. "are primarily basic triggered." Note although the disclosure states the main thread rarely spawns any helper thread, it intimates that spawning by the main thread does occur; just rarely.

Claim 11. See sections above regarding first and second processors, main thread instruction stream, delinquent instruction, helper thread/subset of main thread instruction stream, first and second processors having private data caches. For the last two "logic" elements of Claim 11, please see section 3.2 of the IDF: when one core's [private data cache] and then shared cache incurs a cache miss, the "other cores' private caches opportunistically return the requested data if they have it available."

Claim 12. Inherent in defaut cache hierarchy processing.

<u>Claim 13.</u> "interconnect network" in third numbered subparagraph of Executive Summary.

<u>Claim 14</u>. Section 3.1 -"Broadcasting..." dealing with shared memory. Section 3.2 dealing with distributing data between private caches.

Claim 15. First figure of Executive Summary.

Claim 16. Executive Summary – "sharing occurs higher up in the hierarchy." See also, Section 2: "but CMP models have private lower level caches and only <u>share memory resources</u> at higher levels of the memory hierarchy." Use of the word "levels" in the plural form indicates more than one shared cache in the memory hierarchy.

<u>Claim 17</u>. 4.3, subsection a – helper threads are spawned by main thread in response to triggers. Note although the disclosure states the main thread rarely spawns any helper thread, it intimates that spawning by the main thread does occur; just rarely.

Claims 18 and 25. Executive Summary.

Claims 19 and 26. The Executive Summary includes five numbered sub-paragraphs. In the first numbered sub-paragraph, it is disclosed that "when a miss from one core's cache is serviced by the shared cache." This is evidence of conception of "retrieving the load data from a shared memory system." (See Claim 19). Such sub-paragraph further states that "the data will be injected into all cores' private data caches." This statement is evidence of conception of "providing the load data to the private cache of the main core." (See Claim 19). Evidence of conception of this latter element is also seen at the first numbered sub-paragraph of the Executive Summary, which states "helper thread prefetches to be realized much earlier in the main thread's core..."

Reply to Advisory Action

<u>Claims 20 and 27</u>. First numbered sub-paragraph of Executive Summary. Such sub-paragraph further states that "the data will be injected into all cores' private data caches."

<u>Claims 21 and 28</u>. First numbered sub-paragraph of Executive Summary. Such sub-paragraph further states that "the data will be injected into all cores' private data caches."

Claims 22 and 29. Second numbered sub-paragraph of Executive Summary.

<u>Claims 23 and 30</u>. Section 3.1 - "Broadcasting..." dealing with shared memory. Section 3.2 dealing with distributing data between private caches.

<u>Claims 24 and 31</u>. providing load data to main core from shared memory system – first numbered sub-paragraph of Executive Summary: "a miss from one core's cache is serviced by the shared cache." Providing load data to main core from the private cache of one of the plurality of cores – Section 3.2.

<u>Claim 32</u>. Executive Summary.

<u>Claim 33</u>. Executive Summary – "the helper threads will help the main thread to warm up the L3 cache."

Claim 34. Section 3.2.

Claim 35. Inherent in known cache processing.

Claim 36. Third numbered sub-paragraph of Executive Summary.

Claim 37. First figure of Executive Summary.

In sum, Applicants have shown herein that the original declaration submitted by the Applicants along with the Supplemental Declaration submitted with the previous response by

Applicants with regard to the newly submitted redacted IDF are sufficient to overcome the Damron reference.

## Claim Rejections -35 USC § 103(a)

The Office Action has rejected Claims 1-3, 5-9, and 11-13, 15, 18-22 and 25-29 under 35 U.S.C. § 103(a) as being unpatentable over Damron (U.S. Patent Application Publication No. US 2004/0148491 A1) in view of Jamil (U.S. Patent Application Publication No. US 2003/0126365 A1).

The Office Action has also rejected Claims 4, 16, and 32-37 under 35 U.S.C. § 103(a) as being unpatentable over Damron in view of Jamil and in further view of Jeddeloh (U.S. Patent No. 6,789,168 B2). Finally, the Office Action also rejects Claims 10 and 17 under 35 U.S.C. § 103(a) as being unpatentable over Damron in view of Jamil and in further view of Luk (U.S. Patent Application Publication No. US 2002/0055964 A1). However, the Office Action has failed to meet its burden of makings it prima facie case of obviousness for the claims, and such applicant respectfully requests that the rejections should be withdrawn.

The filing date of Damron is January 28, 2003 (the "Effective Date"). The present invention was conceived before that Effective Date. The Application was diligently drafted and filed during the time between just before the filing date of Damron until July 31, 2003.

Previously filed were an Original Declaration and a Supplemental Declaration, as well as newly submitted evidence (newly submitted redacted IDF) which provide additional facts concerning the conception and diligent constructive reduction to practice of the present invention.

Since all of the rejections under 35 U.S.C. § 103(a) rely on Damron, to the extent that those rejections might be applied to the claims, applicant respectfully requests that those rejections should be withdrawn.

If there are any additional charges, please charge Deposit Account No. 50-0221. If a telephone interview would in any way expedite the prosecution of the present application, the Examiner is invited to contact David P. McAbee at (503) 712-4988.

Respectfully submitted, Intel Corporation

Dated: March 11, 2008 / <u>David P. McAbee/Reg. No. 58,104/</u>

David P. McAbee Reg. No. 58,104

Intel Corporation M/S JF3-147 2111 NE 25<sup>th</sup> Avenue Hillsboro, OR 97124 Tele – 503-712-4988 Fax – 503-264-1729